

## High-Efficiency GaAs-based pHEMT Power Amplifier Technology for 1-18 GHz

J. A. Pusl\*, J. J. Brown, J. B. Shealy, M. Hu, A. E. Schmitz, D. P. Docter, M. G. Case, M. A. Thompson, and L. D. Nguyen  
 Tel: (310) 416-4893, Fax: (310) 416-4866

\*Hughes Space and Communications Company S12/W320  
 P.O. Box 92919  
 Los Angeles, CA 90009-2919

Hughes Research Laboratories MS RL-61  
 3011 Malibu Canyon Road  
 Malibu, CA 90265

### Abstract

Performance and reliability data for a high-efficiency microwave power amplifier design utilizing AlGaAs/InGaAs/GaAs pHEMTs are reported. A single stage MIC amplifier fabricated with a 5.6 mm gate width pHEMT resulted in  $P_{out}=2.5$  W and PAE=73% at 4 GHz. Twenty three amplifiers with similar performance were built with devices from 4 different wafer lots. Currently, these amplifiers are undergoing an RF lifetest and have shown no change thus far to the 2000 h point. This GaAs-based pHEMT device technology supports amplifier module designs in the 1-18 GHz frequency range with output powers up to 20 W.

### Introduction:

High efficiency power transistors are a critical building block of solid-state power amplifiers (SSPAs) for applications such as satellite communication systems. A multitude of these high-performance applications exist at the C-, Ku, and K-bands. Now emerging are additional high-performance, high-volume space applications at even lower frequencies (L- and S-Band) for new wide-area mobile communications systems. For these types of applications, the pseudomorphic HEMT (pHEMT) has shown the potential for high power, high efficiency performance (1-3). In this work, amplifier performance and reliability results obtained using a high breakdown voltage pHEMT device technology (4) are reported.

### Device Structure and Fabrication:

The double-doped  $\text{Al}_{0.24}\text{Ga}_{0.76}\text{As}$  /  $\text{In}_{0.15}\text{Ga}_{0.85}\text{As}$  / GaAs pHEMT structure (Figure 1) is grown by molecular beam epitaxy

(MBE). The double modulation doping scheme was implemented to achieve a sheet charge density of  $n_s \approx 2.5 \times 10^{12} \text{ cm}^{-2}$ . The measured room temperature Hall sheet charge density and mobility for this structure are  $2.38 \times 10^{12} \text{ cm}^{-2}$  and  $6,700 \text{ cm}^2/\text{V}\cdot\text{s}$ , respectively.




Figure 1: Cross-section of 1-18 GHz pHEMT device structure.

The device fabrication process begins with deposition of Ni/AuGe/Ag/Au source-drain ohmic contacts. A boron implant is then used to isolate the active region. Next, the ohmic contacts are alloyed at  $420^\circ \text{C}$  for 30 seconds in a forming gas ambient, resulting in a specific contact resistance of 0.25 ohm-mm. The gate recess was then performed with a two-step non-selective etch using a citric-acid based etchant (5). A source-drain spacing of 3 mm and channel recess width of 1.5 mm were found to result in the best combined dc and RF performance. The 0.25 mm gates were formed by e-beam lithography and deposition of Ti/Pt/Au metalization. Finally, a 1000 Å layer of silicon

nitride was deposited for device passivation and air-bridge interconnect metal was fabricated. The wafer was thinned to 50 mm to reduce the thermal resistance and backside vias were formed to provide contact to the sources.

### Device and Amplifier Performance:

Devices were fabricated with total gate periphery of 0.4 mm to 19.6 mm. Figure 2 shows the I-V characteristics of a 0.25  $\mu\text{m}$  x 0.4 mm wide pHEMT. The dc performance is characterized by a maximum transconductance of 280mS/mm,  $I_{\text{max}}=490\text{mA/mm}$  (at  $V_{\text{gs}}=+1.0\text{ V}$ ), and gate-drain breakdown voltage (source floating) of  $|BV_{\text{gdl}}|=21.5\text{ V}$  measured at  $|I_{\text{gdl}}|=1\text{ mA/mm}$  (see inset to Fig. 2). Devices from 4 different wafer lots produced similar results. The dc parameters scaled well to the largest devices (19.6 mm gate periphery). For all wafer lots,  $|BV_{\text{gdl}}$  for passivated devices was consistently in excess of 18 V, with some samples as high as 25 V. The repeatability and scaling of breakdown voltage is a critical device parameter for reliability and performance.




Figure 2: IV characteristic for a 0.25  $\mu\text{m}$  x 400  $\mu\text{m}$  pHEMT device and the gate-drain breakdown voltage curve. Here  $V_{\text{gs}}$  is varied from +1.0 V to -1.25V in steps of -0.25 V.

On-wafer power measurements were performed on 1.2 mm and 0.448 mm gate periphery devices using an active load-pull CW measurement system (6) at 4.5 GHz and 18 GHz, respectively. A plot of the on-wafer measured output power ( $P_{\text{out}}$ ) and PAE at 4.5 GHz and  $V_{\text{ds}}=5\text{ V}$  is shown in Figure 3a. A maximum PAE of 79% is obtained at  $P_{\text{out}}=25.4\text{ dBm}$  (0.35 W, 0.29 W/mm). PAE was im-

proved 8-10% by tuning the second harmonic (9 GHz) and 2-3% with third harmonic (13.5 GHz) tuning. The data obtained with this measurement system assumes a conjugate input match for the device.






Figure 3: On-wafer active load pull measurement of (a) 0.25  $\mu\text{m}$  x 1200  $\mu\text{m}$  pHEMT device demonstrating maximum PAE = 79% and  $P_{\text{out}} = 0.35\text{ W}$  at 4.5 GHz and of (b) 0.25  $\mu\text{m}$  x 448  $\mu\text{m}$  pHEMT device demonstrating maximum PAE = 54% and  $P_{\text{out}} = 0.18\text{ W}$  at 18 GHz.

Increasing  $V_{\text{ds}}$  to 7 V resulted in a significant increase of output power with a small decrease in PAE. With  $V_{\text{ds}}=7\text{ V}$ , the measured data were PAE= 76%,  $P_{\text{out}}=28.1\text{ dBm}$  (0.65 W, 0.54 W/mm). A plot of the on-wafer measured output power and PAE at 18 GHz and  $V_{\text{ds}}=3\text{ V}$  is shown in Figure 3b. Here, a maximum PAE of 54% was obtained at an output power of 22.6 dBm (0.18 W, 0.4 W/mm). Our findings show that a high voltage, low current funda-

mental load line is necessary for high PAE operation.

The load impedances measured for the 1.2 mm wide pHEMT were scaled to estimate the optimum load impedances for a single-stage power amplifier with a 5.6 mm wide device. A photograph of the 5.6 mm pHEMT amplifier is shown in Figure 4.



(b)

Figure 4: Photograph of the 4 GHz, 5.6 mm gate periphery pHEMT amplifier.




Figure 5: Measured power added efficiency and output power of the 5.6 mm gate periphery pHEMT amplifier.

The fundamental and harmonic load impedances presented to the device for best performance

scale fairly well from the on-wafer results. The amplifier input was conjugately matched, and a 2nd harmonic input termination was added which produced a  $\approx$ 6-8% efficiency increase. All efforts were made to minimize losses in the RF and dc circuitry. Resistive damping circuitry was used to make the amplifier critically stable in-band ( $K=1$ ,  $B_1>0$ ). Inductors were used for bias on both the input and the output. On the input, the inductor allowed easy adjustment of the amount of damping. On the output, an inductor was used so that harmonic terminations set by the MIC circuitry would not be affected. The measured output power at  $V_{ds}=7$  V was 34 dBm (2.5 W, 0.4 W/mm) with PAE=73% and operating gain of 13.5 dB at 3 dB gain compression. A two-tone linearity measurement was made on the amplifier (carrier spacing=2 MHz). The linearity performance of the amplifier is characterized by a C/3IM curve which approaches that of an ideal limiter (see Figure 5).

Twenty three pHEMT amplifiers were assembled and measured with devices from 4 different wafer lots. Similar performance to that reported above was obtained for each of these amplifiers, with  $P_{out}=2-2.5$  W and PAE=67-74%, as seen in Figure(s) 6 (and 7).




Figure 6: Histogram of PAE for fabricated amplifiers with devices from 4 different wafer lots (each wafer lot designated by a different shade).

All MIC circuitry was printed, with no tuning done on the output substrate. On the input, slight adjustments had to be made to the first pole of the matching circuitry to account for variability of  $C_{gs}$  from wafer to wafer. To demonstrate low frequency performance of the

pHEMT device technology, an amplifier module was built with two 19.6 mm wide parts. The measured performance at 1.5 GHz and  $V_{ds} = 7$  V was  $P_{out}=14$  W with PAE = 68%. All of the quoted amplifier results were made in a system calibrated from coaxial connector to connector with  $V_{ds}$  measured external to the circuit.




Figure 7: RF lifetest trend data for 11 amplifiers.

### Reliability:

PHEMT devices and amplifiers are undergoing dc and RF lifetests. For the dc lifetest, 1.0 mm gate periphery devices are being stressed at baseplate temperatures of 160°, 180°, and 200° C. DC reliability results will be presented.

An automated RF system has been constructed for the amplifier lifetest. All dc currents, voltages, and RF power levels are monitored. Eleven of the 2 W amplifiers were put on lifetest and have now accumulated  $\approx 2000$  h. The amplifiers are being operated at  $V_{ds}=7$  V and  $\approx 3$  dB gain compression. Figure 7 shows the trend data for  $P_{out}$  of the amplifiers. The devices show an initial  $V_{pinchoff}$  shift that produces an  $\approx 10\%$   $I_{ds,no}$  drive change in the first  $\approx 48$  h and then are seen to stabilize. This shift does not affect  $P_{out}$ , as it remains unchanged (i.e. no power slump has been observed to within measurement error).

An RF step stress test (steps in drain voltage and RF drive) is planned for these devices/amplifiers. These results will determine maximum safe voltage and current limits for the pHEMT devices when operated in the high-voltage load line circuits that produce these high efficiency results.

### Conclusions:

A high breakdown voltage GaAs-based pHEMT device technology for the 1-18 GHz frequency range has been reported. Twenty three fabricated power amplifiers obtained  $P_{out}=2-2.5$  W with PAE of 67-74% at 4 GHz. DC and RF lifetests are ongoing with these devices and results to date indicate that this device process and amplifier design should prove reliable for space applications. Currently, amplifiers with one and two devices of total gate peripheries up to 25 mm each are being fabricated. Module output powers of up to 20 W with efficiencies approaching 70% are predicted based on the performance reported here.

### References:

1. A. K. Sharma, G. Onak, D. Yamauchi, D. I. Stones, J. Goel, R. Lai and K. L. Tan, "Millimeter-wave high power amplifiers using pseudomorphic HEMT's," 1994 MTT Symp. Dig., pp. 813-816.
2. L. Aucoin, S. Bouthillette, A. Platzker, S. Shanfield, A. Bertrand, W. Hoke, P. Lyman, "Large Periphery, High Power Pseudomorphic HEMTs," 1993 GaAs IC Symp., pp. 351-353.
3. C. S. Wu, G. L. Lan, C. K. Pao, S. X. Bar, and M. Hu, "Pseudomorphic HEMT devices for microwave and millimeter wave applications," Mat. Res. Sump. Proc., vol. 300, 1993, pp. 41-54.
4. J.J. Brown, J.A. Pusl, M. Hu, A.E. Schmitz, D.P. Docter, J.B. Shealy, M.G. Case, M.A. Thompson, and L.D. Nguyen, "High Efficiency GaAs-based pHEMT C-Band Power Amplifier," IEEE Microwave and Guided Wave Letters, Vol. 6, #2, 1996, pp.91-93.
5. J. J. Brown, J. Josefowicz, A. E. Schmitz, M. Thompson, and C. E. Hooper, "Atomic Force Microscopy Structural Analysis for the Development of a Manufacturable HEMT Gate Recess Etch Process" GaAs Manufacturing Technology Conference, 1995, pp. 171-174.
6. B. Hughes, A. Ferrero and A. Cognata, "Accurate on-wafer power and harmonic measurements of mm-wave amplifiers and devices," IEEE MTT-S, International Microwave Symposium Digest, 1992, pp. 1019-1022.